B.Tech R16 II YEAR II SEMESTER COMPUTER ORGANISATION EXAMINATION, DECEMBER -2019. (COMMON TO CSE,IT)

Computer organization complete syllabus

Basic Computer Organization and Design : Instruction Codes,Stored program organization,Computer Registers,Common Bus System,Computer Instructions,Timing and Control,The Timing diagram,Instruction Cycle,Determine the Type of Instruction,Register-Reference Instructions,Memory-Reference Instructions,Control Flowchart,Input-Output and Interrupt,Input Output Instructions,Complete Computer Description (Instructions),Micro Programmed Control,Address sequencing,Micro program Example,Microinstruction Format,Design of Control Unit.

Interrupts,Purpose of Interrupts,Types of Interrupts,Interrupt Vectors,Interrupt Vector table.

JNTUH R16 B.Tech II Year II Semester Examinations, 2019 COMPUTER ORGANIZATION MODEL PAPER

Computer Arirthmetic : Hardware Implementation,Hardware algorithm,Multiplication algorithms,division algorithms,register configuration,decimal arithmetic unit. Input-Output configuration: peripheral devices,asynchronous daa transfer,hand-shaking,asynchronous serial transfer,modes of transfer,input-output processor(IOP),CPU-IOP communication,IBM 370 I/O channel.

JNTUH R13 B.Tech II Year II Semester Examinations, October/November - 2016 - Computer Organization (Computer Science and Engineering)

JNTUH R13 B.Tech II Year II Semester Examinations, May - 2016 - Computer Organization (Computer Science and Engineering)

JNTUH R13 B.Tech II Year II Semester Examinations, May - 2015 - Computer Organization (Computer Science and Engineering)

MEMORY UNIT : RAM,ROM,Cache Memory,Virtual Memory,Semi Conductor RAM Memories,Internal Organisation of Chips,Chip with 1024 Memory cells,Multiplexer,Static Memory,CMOS SRAM,Dynamic Ram(DRAM),SDRAM,Memory Latency and Bandwidth,Double Data Rate SDRAM ( DDR SDRAM),Virtual Memories,Address Translation.

JNTUH R09 B.Tech III Year I Semester Examinations, December - 2014 - Computer Organization (Common to ECE & ETM)